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Introduction
The trend in the electronic market makes available each
year integrated circuits (ICs) with always higher clock rates,
full of different electronic functions. The used downward
scaled technology yields faster transistors with very short
channel lengths which, due to the increasing of the ICs power
consumption and to the reducing of their supply voltage levels,
draw high currents with an high di/dt ramping rate.
..
Consequently the on board power integrity, i.e., the capability
of delivering the needed amount of power at the requested
noise free voltage level, becomes of paramount importance in
the design of the high speed digital boards and has to be
studied at the early stage of the project. The simultaneous
switching noise (SSN), due to the fast switching of the ICs on
board, can excite the resonant modes of the power/ground
(PWR/GND) plane pairs, altering the correct functioning of
th
chips
on
the chips
on the same
same power
power bus and generating
electromagnetic interference (EMI) problems. It is obvious at
this point that, to quantify the effects of the SSN, the
availability of the power distribution network (PDN) model
and of the IC's model, such as the profile of the current drawn
from the PDN, is critical. A lot of job has been made to
characterize the layer-cake structures obtained stitching
together several pairs of power/ground layers separated by thin
dielectric material [1-6]. Instead, the modeling of the chips as
noise current sources on the power bus has to be developed in
more details. Two different approaches can be used:
simulations and measurements. Simulating the current drawn
by an IC from the power bus can not be simple for a power
integrity engineer, because it needs the knowing of a lot of
parameters not usually available, such as the on-chip grid
metallization, the netlist of the on-chip interconnects, drivers,
receivers and semiconductor substrate [7].
An alternative could be developing the IC's current
stimulus by examining its silicon function status [8] or using
sophisticated measurement techniques such as, e. g., near-field
scan data [9].
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This paper deals with a simple technique to obtain, starting
from S-parameter and power spectrum measurements,
currentoe
sources
equivalent
representing the activity of an
Co h noise
once
u,wtotkoigisitra
poe
circuitry and characteristics. The procedure presented in [10]
by the authors has been developed in more details for an
FPGA (Field Programmable Gate Array) where two different
voltage levels supply its logic core and I/O buffers. The netlist
loaded on the FPGA, named CINP (Chip for studying I Noise
on Power bus), allows to control the number of logic gates and
I/O buffers active. Two different equivalent noise
10bfesatv.Todfeeteuvln
os current
urn
sources are modeled, acting simultaneously: the first one
between the power and ground planes supplying the FPGA's
core, the second one on the power bus supplying the FPGA's
I/Os. Two different measurement procedures are proposed,
named direct and indirect. The direct procedure measure the
power spectrums on two ports underneath the FPGA, the
indirect procedure, instead, the power spectrums on two ports
faraway from the chip.

Theory

T By
eoryletting d be the diagonal of the FPGA package andX
the wavelength in the dielectric for frequencies such as d/\ <
0.2 the SSN effects due to the currents through multiple chip's
PWR/GND pins can be evaluated with sufficient accuracy by
considering a lumped-noise current source placed in the
geometric center of the FPGA [11]. There is one lumped-noise
current source for each supply voltage level. Let's consider
CINP supplied by two different voltages: Vdd for the internal
core and V for the pcpqc
peripheral I/Os. Consequently two
different lumped-noise current sources have to be considered
in the middle of the FPGA footprint: the first one connected
between the Vdd/GND plane pair, the second one between the
VCC/GND (Fig. 1).
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Fig. 1 - Sketch of the FPGA on board with the ports used for
measurements
These sources act simultaneously, so to account for the
reciprocal influence of the noise on the two different power
planes. Two different procedures are proposed to evaluate the
current profiles of the two equivalent noise sources. The direct
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procedure start from power spectrum measurements on two
ports A, Al connected underneath the IC at its center
respectively on the I/O power bus and core. The indirect
procedure, instead, uses power spectrum measurements on the
ports B, B1 faraway from the IC on the I/O and core power

buses.

a) Direct Procedure
Let's consider two ports A, Al connected underneath the
IC at its center, respectively on the I/O power bus and core.
The procedure proposes an equivalent circuit
representation for the noise current sources injected into the
bord fro a PNpitoviwasnFg.
board, from 2.PDN
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b) Indirect Procedure
Let's consider
the four ports A, A1, B, B1l as in Fig. 1,
connected on the used power buses. The system is equivalent

the circuit in Fig. 4 during the power spectra measurements
ointfviw,asinFi.2atto ports
B, Bl. The board is schematized with its four-port Z-

Z22-A A

A

A

parameters, while the SMAs used for connecting the spectrum

Ai

analyzer to the board are represented by their inductances L1,
on port B it iS B1 = 0, while it is
12 'B =0 when the measurement is on port B1.
12

L2. During the measurement
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Fig. 2 - Equivalent circuit representation for the noise current
sources injected into the board between ports A, A1
From Fig. 2, Zij are the impedances of the board, obtained
from S-parameter measurements or simulated, between the
ports A and A1. The magnitudes of 11 and 12, i. e. the
equivalent noise currents injected in the I/O and core power
buses, can be evaluated from the measured power spectra at A
and Al. Let's refer to the circuit in Fig. 3 for the power spectra
measurements at ports A, Al: Ll, L2 are the inductances of the
surface mounted adapters (SMAs) used for connecting the
spectrum analyzer, 50Q is the input impedance of the
instrument and the board is schematized using its impedances
as in Fig.2.
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It follows that the magnitudes of the currents
be 0obtained solving the system of equations (3):

'1 and '2 can

5+jat1)I
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CZ3~ ~ ~ ~ ~ ~ 31 Z321 1 (z3
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LZ41 Z42,12
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Considering that, when measuring the power at port A, the
current IAl =0 and, when measuring the power at port A1, the
current IA = 0, the magnitudes of the currents '1 and '2 can be
obtained solving the system of equations (1):

Zl2 1 I1- F (z11I + 50+ ji aLL )IA 1
LZ21 Z22 IL'21 L(Z22 + 50 + j atL2 )1A1 J

5Of

Fig. 4 - Equivalent circuit for measuring the power spectra on
ports B, B1

Fig. 3 - Equivalent circuit for measuring the power spectra on
ports A, A1
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As it is evident, the equation systems (1), (3) have the same

structure. Consequently it is possible to provide two equivalent

each equation in the two systems, which allow
~~~~~~~~~~~~~~to
~ ~ ~ ~ evaluate
~ ~circuits, onetheforcurrents
'1, '2, when the powers at the various
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programmed and does not strongly depend on the number of
the I/Os the logic is driving. The netlist is loaded in the FPGA
by means of its JTAG pins. Four SMA connectors are used to
connect the ports A, A1, B, B1 on board to the measurement

ports are measured in the direct and indirect procedures (Fig.
5). In Fig. 5a the powers are measured at port A (direct
procedure) or B (indirect procedure), while in Fig. 5b at port
A1 (direct procedure) or B, (indirect procedure). The used
parameters are as follows:
> Direct procedure: Z1 = 50; Z2 = Z11-Z21; Z3 = Z21; ILi = IA;

instruments.

Z4= 50; Z5 = Z22-Z21; Z6 =Z21; 'L2 = 'Al

> Indirect procedure: Z1 - 50+Z33-Z31; Z2

Z32; 'Li

IB; Z4 50+Z44-Z42; Z5

=

= Z31-Z32; Z3 =
Z42-Z41; Z6 Z41;iL2 =

'B1-

Zi
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Results
Two ports (A, A1) and four ports (A, A1, B, B1) Sare measured using an Anritsu 37247C vector
A1
network analyzer (VNA) with multi-port test set. The S1
matrices are transformed into the impedance
g ~~~~~~~~~~parameter
g~~~~~~~~~~~~matrices
<l
using the equation:

~~~~~~~parameters

Z
A
I

Fi. 6- Test...board

XZ40

X
L2 X

~ ~ ~ [z]=_z0 [I] +[S]5

X:

luL|

~

[I]-[S]'()

where [I] is the identity matrix and Z0 = 50Q~is the
~~~~

characteristic impedance of the VNA.
F.The netlist downloaded in the FPGA activate 12
TwLVCMOS2 drivers and receivers connected in loop, 8
l
LVDS drivers back looped with the corresponding
l~~~~~~~~~~~~~differential
receivers at the end of matched traces. The buffers are driven
with 155.52Mbps pseudo random sequences.
(bA)
Fig. 5 -pEquivalentrcircuits for power measurements at:
Considering the diagonal of the FPGA d = 40cm, the
a) ports A, B; b) ports A1, B1
condition d/s < 0.2 [11] sets the frequency range of validity of
the proposed noise current model. In our case the frequency
Test board
range of interest is almost up to 1GHz.
Fig 6 shows the test board where the CINP is soldered. CINP
Applying the direct and indirect procedures as in the
is an FPGA of the XILINX Spartan IIE family. It has a PQ208 previous paragraph, the magnitudes of the I1 and 12 currents
package with a size of 28mm x 28mm. There are 12 core are obtained as invFigs. 7, 8.
power (Vccint = 1.8V) pins, 16 I/Os power (Vccd = 2.5V) pins
As it is evident, the 2 and 4-port approach allows
and 24 ground (GND) pins. These power pins are soldered on estimating the noise current sources with a pretty good
with
two different contiguous power planes
V)
accuracy. Only a little shift in the frequency components can
sandwiched between two GND planes.
be appreciate. This means that ideally in any position of the
The power supply decoupling is obtained by means of 36 x board it is possible to estimate the same noise currents which
100anF+ 1 x 33AF decaps connected on the Vb Aplane and 18 x can be estimated by means of probes located just underneath
100OnF + 1 x 33gF decaps connected on the Vc11n plane beneath the chip under test. When the equivalent noise current sources
the FPGA. The CINP is clocked with an external clock at are known, it is possible to evaluate the effects of the SSN due
155.52MHz. The activity of the I/O is determined by the to the FPGA in any points ofthe board, estimating, e. g, the netlist downloaded in the FPGA and it is strongly dependent parameters between the FPGA and the chosen points with
on the number of I/Os and switching frequency. The activity of some multilayer cavity model that will also include eventual
the core is mainly determined by the way how the FPGA is decaps located on the board.
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Ricchiuti, V, "Cross-SSN analysis in multilayer printed
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Fig. 8 - Equivalent noise current source between the core [9] Weng, H., Beetner, D. G., DuBroff, R. E., Shi, J.,
"Estimation of Current from Near-Field Measurement",
power plane and GND
IEEE Int. Symp. on EMC, August 8-12, 2005, Chicago, IL,
USA.
Conclusions
[10] Leone, M., Ricchiuti, V., Antonini, G., Orlandi, A.,
Two different procedures for the evaluation of the
"Measurement and modeling of the noise current spectrum
equivalent noise current sources, accounting for the effects of
for large ASICs", 7th IEEE Workshop on SPI 2003, may
SSN due to an FPGA, are presented in this paper. At each IC's
11-14, 2003, Siena, Italy.
power supply has been associated an equivalent noise current [11] Antonini, G, Drewniak, J. L., Leone, M., Orlandi, A.,
source and all the sources act simultaneously, so to take into
Ricchiuti, V., "Statistical Approach to the EMI Modeling
account the cross-simultaneous switching noise (X-SSN)
of Large ASICs by a Single Noise-Current Source", EPEP
among different power planes in proximity. In the proposed
03, October 27-29, 2003, Princeton, New Jersey.
case study, because of the X-SSN, on the core supply power
plane are seen contributions in the power spectrum coming
from the I/Os and, dually, contributions from the core supply
are shown in the power spectrum on the I/O power bus. Using
the proposed FPGA noise model together with some
multilayer cavity model of the power planes, the power
integrity on board can be carefully evaluated. Because the
activity of the FPGA changes the spectrum of the noise current
sources, in the future works a statistical study of the power
spectra in the power planes for different FPGA working
conditions will be carried out, so to obtain a more realistic
model for the noise current associated with the FPGA itself.
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